FIG. 1

Crystal(s) — 34

— 10

Master Clock Input & Distribution — 14

To external devices

Buffered Clock Output — 16

To system Components

3 Port Register RAM — 36

R1 port
R2 port
R3 port

8 Threads

Processor Core 12

Data & Control

I/O port

Supervisory Control Unit
20

Peripheral Adaptor
22

Main RAM
18

ROM
38

External Memory I/O
26

Test Port
28

Peripheral Interface Devices Serial & Parallel Digital and Analog Input/Output
24

BBU
30

External Memory
42

Test System
40

External Devices, Memory, processors (DSPs)
38

RF Transceiver
32

FIG. 2

Register Data Bus

Supervisory Control Unit (SCU) 20

Register Write Logic 108

Pipeline Register #7 94 — Register Data Bus

Branch / Wait Logic 106

Pipeline Register #6 92 — Main RAM / Peripheral I/O

Peripheral Adaptor Logic 104

105

Pipeline Register #5 90

ALU 102

Pipeline Register #4 88

Thread Counter Register 107

Address Mode Logic 100

12

Pipeline Register #3 86 — Register Data Bus

Pipeline Register #2 84

Instruction Decode Logic 98

Pipeline Register #1 82 — Instruction Data Bus

60

Instruction Fetch Logic

Instruction Address Bus 96

Pipeline Register #0 80

Stage 0 62 | Stage 1 64 | Stage 2 66 | Stage 3 68 | Stage 4 70 | Stage 5 72 | Stage 6 74 | Stage 7 76

FIG. 3

8 Threads [T0:T7] Sharing 8 Pipeline Stages

Pipeline Stage															
0	T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	...
1	T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	...
2		T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	...
3			T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	...
4				T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	...
5					T0	T1	T2	T3	T4	T5	T6	T7	T0	...
6						T0	T1	T2	T3	T4	T5	T6	T7	...
7							T0	T1	T2	T3	T4	T5	T6	...

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Time (cycles)

54   1 instruction 8 cycles   52   50

FIG. 4

RESOURCE USAGE - Processor Logic or System Memory

PIPELINE STAGE		Instruction Fetch Logic	ROM or 2 Port Main RAM	Instruction Decode Logic	Register RAM (3port)	Address Mode Logic	ALU	Peripheral Adaptor Logic	Branch / Wait Logic	Register Write Logic
Stage #	Description									
0	Instruction Fetch	Used	Read							
1	Instruction Decode			Used						
2	Register Reads				Read					
3	Address Modes					Used				
4	ALU Operation						Used			
5	Memory or I/O Cycle		Read or Write					Read or Write		
6	Branch/Wait								Used	
7	Register Write				Write					Used

58   56

FIG. 5

ADDRESS	READ	WRITE	
0	Register R0..R7	Register R0..R7	138
1	Program Counter	Program Counter	136
2	Condition Code	Condition Code	134
3	Break Point	Stop	132
4	Wait	SCU Access Pointer	112
5	Semaphore Vector	Up Vector	109
6	RESERVED	Down Vector	110
7	Time	RESERVED	

118
120
122
124
126
128

130

FIG. 6

15		114		116	
Unused		5	2		0
		Thread #	Register #		

FIG. 7

140   142   143

Address Mode	Description	1-Word	2-Word
register	Rn	yes	no
register indirect	*Rn	yes	no
base displacement	*(Rn+K)	yes	yes
PC relative	*(PC+K)	yes	yes
absolute	*K	no	yes
immediate	K	some	some

FIG. 8.

Instr	Description	Available Address Modes
add	2's complement add	register, immediate
and	bitwise and	register, immediate
bc	conditional branch	PC relative
bic	bit clear	immediate
bis	bit set	immediate
bix	bit change	immediate
bra	unconditional branch	PC relative
inp	read input port	immediate
ior	bitwise inclusive or	register, immediate
jsr	jump to subroutine	register indirect, absolute
ld	load from RAM	base displacement, absolute
mov	move immediate	immediate
outp	write output port	immediate
rol	bitwise rotate left	register, immediate
st	store to RAM	base displacement, absolute
sub	2's complement subtract	register
thrd	get thread number	register
xor	bitwise exclusive or	register, immediate

146

FIG. 9

```
150 ──╱      // Initialize Constants
              SCUptr  0x04        // SCU pointer register
              SCUpc   0x00        // SCU program counter register
              SCUreg  0x00        // SCU thread register register
              SCUsr   0x03        // SCU stop/run register

     Word
151 ─ Address

              0  // System powers up in SIMD mode with all threads using common code
              0
              1  InitializeThreads:        // ALL THREADS RUNNING
152 ──        1

              1 thrd    r0            // differentiate threads
              2 mov     r2, 0x00      // Initialize register R2 to zero

              3 InitMemory:           // write zeros to memory, SIMD Mode
154 ──        3

              3 st      r2, r0, 0x00  // 8-way parallel store to memory
              4 add     r0, r0, 0x08  // move threads to next 8 memory locations
              5 blc     r0, r0, 0x0E  // Check if 16k words initialized by testing bit 14 of word
              6 bc      0x9, initmemory  // if v bit=0, branch back

              7 StopThreads:          // stop threads 1 to 7
156 ──        7

              7 mov     r7, 0xFE      // set up mask to only select thread 0
              8 outp    r7, SCUsr     // set SCU stop vector for only thread 0 running

              9 InitForMIMD:          // ONLY THREAD ZERO RUNNING
158 ──        9

              9 mov     r5, 0x38      // select SCU pointer value for thread 7 & its register R0
             10 mov     r6, 23        // set pointer to start of MIMD branch table
             12 mov     r7, 0x800     // branch location for thread 7
             14 mov     r0, 0x100     // point thread to its branch location

             15 SetMIMD:              // restart threads in MIMD operating mode
160 ──       15

             15 outp    r5, SCUptr    // select thread to change SCU pointer register
             16 outp    r6, SCUpc     // initialize program counters by SCU PC register
             17 outp    r7, SCUreg    // initialize R0 of selected thread to MIMD branch location
             18 sub     r7, r7, 0x100 // pointer to next branch address
             19 sub     r5, r5, 0x08  // shift to next thread value
             20 bc      0x0A, SetMIMD // loop until program counters of thread 7 to 1 initialized
             21 mov     r4, 0x00      // set up SCU mask to select all threads
162 ──       22 outp    r4, SCUsr     // set SCU stop vector to run all threads

             23 MIMDStart:            // each thread branches to individual independent programs
             23

             23 jsr     r0, r0        // jump to different program for each thread, start MIMD
```